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Multiple matching algorithms are used to locate the occurrences of patterns from a finite
pattern set in a large input string. Aho-Corasick and Wu-Manber, two of the most well
known algorithms for multiple matching require an increased computing power, partic-
ularly in cases where large-size datasets must be processed, as is common in computa-
tional biology applications. Over the past years, Graphics Processing Units (GPUs) have
evolved to powerful parallel processors outperforming Central Processing Units (CPUs)
in scientific calculations. Moreover, multiple GPUs can be used in parallel, forming hy-
brid computer cluster configurations to achieve an even higher processing throughput.
This paper evaluates the speedup of the parallel implementation of the Aho-Corasick and
Wu-Manber algorithms on a hybrid GPU cluster, when used to process a snapshot of the
Expressed Sequence Tags of the human genome and for different problem parameters.
Keywords: Multiple pattern matching; CUDA; MPI; Aho-Corasick; Wu-Manber; Biolog-
ical sequence database; Expressed sequence tag
1. Introduction
The endless market demand for better and more realistic computer graphics evolved
Graphics Processing Units into powerful and highly parallel multicore processors
with enormous computational power. Moreover, their parallel nature facilitates the
rapid execution of scientific calculations, outperforming in many cases traditional
CPUs. Nowadays, various APIs have been introduced to enable the development
and execution of General Purpose Computations on a GPU 1 (GPGPU). One of
the most widely known APIs for GPGPU is NVIDIA CUDA.2
Multiple pattern matching is a variant of the string matching problem. It is used
to locate all the positions in an input string where one or more patterns from a finite
pattern set occur. Computational Biology is a major area where the multiple pattern
1
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matching problem is applicable since many tasks require the location of nucleotide
or Amino Acid sequence patterns in biological sequence databases. The multiple
pattern matching problem can be defined as,3:
Definition. Given an input string T = t0t1 . . . tn−1 of size n and a finite set of
d patterns P = p0, p1, . . . , pd−1, where each pr is a string pr = pr0p
r
1 . . . p
r
m−1 of size
m over a finite character set Σ, the alphabet size is denoted as |Σ| and the total size
of all patterns as |P |, the task is to find all occurrences of any of the patterns in
the input string. More formally, for each pr find all i where 0 ≤ i < n−m+1 such
that for all j where 0 ≤ j < m it holds that ti = p
r
j
This paper presents a hybrid implementation of the Aho-Corasick 4 (AC) and
Wu-Manber 5 (WM) multiple pattern matching algorithms on an MPI cluster using
the CUDA API. The performance of both the sequential and the parallel implemen-
tations of the algorithm was evaluated on a homogeneous cluster of nodes for various
problem parameters, including different pattern set and cluster node sizes. The data
set used for the experiments of this paper consisted of a snapshot of the Expressed
Sequence Tags (ESTs) and different sets of patterns.
The paper is organized as follows: Related work is presented in section 2. Sec-
tion 3 details the way the algorithms work. The GPU and MPI architectures and
implementations are introduced in section 4. Experimental methodology and results
are given in sections 5 and 6 respectively. Finally, the conclusions of this research
are presented in section 7.
2. Related Work
Several implementations of multiple pattern matching algorithms running on GPUs
have been introduced during the last years, offering a substantial performance in-
crease compared to their sequential versions. Some major fields of interest on these
implementations include bioinformatics and intrusion detection systems.
In 2008, a group of researchers proposed a GPU version of the Wu-Manber
multiple pattern matching algorithm.6 The algorithm was to be used in network
intrusion detection, and was implemented under OpenGL in order to take the ad-
vantage of an NVIDIA GeForce 7600 GT card. The experiments proved to be two
times faster than the existing optimized version that was used in Snort.7
Later in 2011,8 a group of researchers proposed an optimized version of the
agrep algorithm,9 which is based on Wu-Manber using the CUDA API and taking
advantage of a GeForce GTX285, for approximate nucleotide sequence matching.
The performance of the implementation was evaluated for sequences of genomes,
comparing an OpenMP implementation to the CUDA implementation of the algo-
rithm, and proved to exhibit 70-fold and 36-fold performance speedups, for pattern
sizes of 30 and 60 respectively.
Moreover, a modified version of the Wu-Manber algorithm for approximate
matching was presented in 2011.10 The implementation was simplified to run on
a NVIDIA GeForce 480 using the OpenCL API, and managed to achieve 62-fold
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speedups. The next year, another group of researchers,11 implemented the Wu-
Manber algorithm using OpenCL and conducted an extended research and analysis
on texts with different alphabet sizes, including biological sequences, and proved to
have a 31x speedup, running the experiments on a NVIDIA GTX 280.
Finally in 2012, distributed hybrid implementations of several multiple pattern
matching algorithms were presented,12 using MPI. One of the algorithms was Wu-
Manber, and reached a maximum of 19.2x performance speedup. The compari-
son was between the single-threaded sequential CPU implementation and a multi-
threaded implementation running on 10 dual-core nodes.
The Aho-Corasick algorithm was implemented in 13 using the CUDA API to
perform network intrusion detection. The Aho-Corasick trie was represented by a
two-dimensional state transition array; each row of the array corresponded to a
state of the trie, each column to a different character of the alphabet Σ while the
cells of the array represented the next state. The array was precomputed by the
CPU and was then stored to the texture memory of the GPU. The input string
(in the form of network packets) was stored in buffers allocated using pinned host
memory using a double buffering scheme and was copied to the global memory of
the GPU as soon as each buffer was full. Since the input string was in the form
of network packets, two different parallelization approaches were considered; with
the first, each packet was processed by a different warp of threads while with the
second, each packet was processed by a different thread. A similar implementation
of the Aho-Corasick algorithm was used in 14 to perform heavy-duty anti-malware
operations.
The Parallel Failureless Aho-Corasick algorithm (PFAC), an interesting variant
of the Aho-Corasick algorithm on a GPU was presented in 15. It is significantly
different than the rest of the parallel implementations of the same algorithm in the
sense that each character of the input stream was assigned to a different thread
of the GPU. Since each thread needs only to examine if a pattern exists starting
at the specific character and no back-tracking takes place, the supply function of
Aho-Corasick was removed. The goto function was mapped into a two-dimensional
state transition array. The state transition array was then stored in shared memory
by grouping the patterns based on their prefixes and distributing these groups into
different multiprocessors.
In 16, the Aho-Corasick algorithm was implemented using the CUDA API. The
Aho-Corasick trie was represented using a two-dimensional state transition array
that was precomputed on the CPU and stored to the texture memory of the GPU.
Instead of storing a map of the final states in another array, the final states that cor-
responded to a complete pattern were flagged directly in the goto array by reserving
1 bit. Bitwise operations were then used to check its value. The parallelization of
the algorithm was achieved by assigning different characters of the input string to
different threads of the GPU and letting them perform the matching by accessing
the shared state transition array.
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The work presented in 17 focused on the implementation of the Aho-Corasick
algorithm on a GPU. The Aho-Corasick trie was precomputed on the CPU and was
stored in the texture memory of the GPU but it is not clear the way it was repre-
sented. The input string was stored in the global memory of the GPU, partitioned
to blocks and assigned to different threads in order to achieve parallelization. The
threads were then responsible to process the input string and create an output array
of the states of the Aho-Corasick trie that corresponded to each character position.
The paper utilized a number of optimizations in order to further improve the per-
formance of the algorithm implementation; casting the input string from unsigned
char to uint4 to ensure that each thread will read 16 input string characters from
the global memory instead of 1. To further improve the bandwidth utilization, the
accesses of multiple threads inside the same half-warp were coalesced by reading
the required data to process an input string block to the shared memory of the
device. Finally, to avoid shared memory bank conflicts, the threads of a half-warp
were accessing memory from different banks.
An implementation of the Aho-Corasick algorithm was also presented in 18 using
the CUDA API. Similar to the methodology used in previously published research
papers, the trie of the algorithm was represented using a two-dimensional state
transition array and was stored compressed in the texture memory of the GPU
while the input string was stored in global memory. Kargus was introduced in 19,
a software that utilizes the Aho-Corasick algorithm to perform intrusion detection
on a hybrid system consisting of multi-core CPUs and heterogeneous GPUs. The
trie of Aho-Corasick was represented in the GPU using a two-dimensional state
transition array. The state transition array was created in the CPU and was stored
in the GPU. The network packets that comprise the input string were stored in
texture memory. To increase the utilization of the memory bandwidth of the GPU,
the input string was cast to uint4 using a technique similar to 17.
In 20, the Aho-Corasick and Commentz-Walter algorithms were used to per-
form virus scanning accelerated through a GPU. The Aho-Corasick and Commentz-
Walter tries were represented in the GPU using stacks. The goto and supply func-
tions were substituted with offsets, essentially serializing the trie in a continuous
memory block. The stacks were precomputed in the CPU and were then transferred
to the GPU. Parallelization was achieved using a data-parallel approach.
Finally, the Aho-Corasick algorithm was implemented in 21 for a heterogeneous
computer cluster with 5 NVIDIA Tesla S1070 boxes, each box being the equivalent
of 4 C1060 GPUs, for a total of 20 GPUs.
To the best of our knowledge, this is the first time that the Aho-Corasick and
Wu-Manber algorithms are implemented in parallel on a hybrid CUDA/MPI parallel
cluster architecture.
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3. Background
3.1. Aho-Corasick
Aho-Corasick is an extension of the Knuth-Morris-Pratt algorithm for a set of pat-
terns P . It uses a deterministic finite state pattern matching machine; a rooted
directed tree or trie of P with a goto function g and an additional supply function
Supply. The goto function maps a pair consisting of an existing state q and a symbol
character into the next state. It is a generalization of the next table or the success
link of the Knuth-Morris-Pratt algorithm for a set of patterns where a parent state
can lead to its child states by σ where σ is a matching character. Each state of the
trie is labeled after a single character of a pattern pr ∈ P . If L(q) denotes the label
of the path between the initial state and a state q, then L(q) is also a prefix of one
of the patterns. For each pattern pr there is a state q such that L(q) = pr. This
state is marked as terminal and when visited during the search phase indicates that
a complete match of pr was found. The supply function of Aho-Corasick is based
on the supply function of the Knuth-Morris-Pratt algorithm. It is used to visit a
previous state of the automaton when there is no transition from the current state
to a child state via the goto function.
Fig. 1. The automaton of the Aho-Corasick algorithm for the pattern set “AAC”, “AGT” and
“GTA”
The goto function and the supply function are constructed during the preprocess-
ing phase. To build the goto function, the trie is depth-first traversed and extended
for each character of the patterns from a finite pattern set P at the same time
the outgoing transitions to each state are created. The supply function is built in
transversal order from the trie until it has been computed for all states. For each
state q, the supply link can be determined based on the longest suffix of L(q) that
is also a prefix of any pattern from P . Assume that for the parent state qparent of q,
g(qparent, σ) = q. If Supply(qparent) also has an outgoing transition to a state h by σ,
then the supply state of q can be set to h. In any other case, Supply(Supply(qparent))
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must be checked for a transition to a state by σ and so on, until one such state is
found or it is determined that no such state exists; in that case, the supply state of
q is set to the initial state.
Function AC Preproc Goto ( p,m, d,Σ )
create state q0
forall the α ∈ Σ do
g(q0, α) := fail
end
for i := 0; i < d; i := i+ 1 do
j := 0; state := q0
while newState := g(state, pij) 6= fail do
state := newState; j := j + 1
end
for l := j; l < m; l := l + 1 do
create state qcurrent
forall the α ∈ Σ do
g(qcurrent, α) := fail
end
newState := qcurrent
g(state, pil) := newState
state := newState
end
Output(qcurrent) := Output(qcurrent) ∪ {p
i}
Add terminal state on qcurrent
end
Algorithm 1: The construction of the goto function g of the Aho-Corasick au-
tomaton
Let u be the longest suffix of the input string t0 . . . ti−1 that is also a prefix
of any pattern ∈ P . The character σ located at position i of the input string is
scanned next. If there is an outgoing transition from the current state q to another
state f as indicated by the goto function, then L(f) = uσ is the new longest
suffix of the input string at position i that is a prefix of one of the patterns. A
match of a pattern exists in the input string if |uσ| = m. If, on the other hand
g(q, σ) = fail, then g(Supply(q), σ) is checked for an outgoing transition by σ. If
g(Supply(q), σ) leads to a state f ′ then u = L(f ′). If g(Supply(q), σ) = fail then
g(Supply(Supply(q)), σ) is considered and so on, until an outgoing transition by σ
is found or until the supply state of the initial state is reached; in that case, the
search will start again from the initial state. The construction of the goto function
of the Aho-Corasick automaton is given in Algorithm 1, the computation of the
supply function is presented in Algorithm 2 while the search phase of the Aho-
Corasick algorithm is given in Algorithm 3. The output function returns L(q) for
each terminal state q and is denoted as Output(). A transition that does not point
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to a state is denoted as fail.
Function AC Preproc Supply ( Σ )
forall the α ∈ Σ do
if g(q0, α) = fail then
g(q0, α) := q0
else
Supply(g(q0, α)) := q0
end
end
forall the currentState ∈ trie states in transversal order do
forall the α ∈ Σ do
s := g(currentState, α)
if s 6= fail then
state := Supply(currentState)
while g(state, α) = fail do
state := Supply(state)
end
Supply(s) := g(state, α)
end
end
end
Algorithm 2: The construction of the supply function Supply of the Aho-
Corasick automaton
The goto function can be implemented using any of the following data structures:
an array of size |Σ|, where each state has an outgoing transition for every character
of the alphabet by precomputing all the transitions simulated by the supply function
22; a linked list that is space efficient but not time efficient; or a balanced search
tree that is considered as a heavy-duty compromise and often not practical 23. The
implementation used for the experiments of this paper was based on code from the
Streamline system I/O software layer 24. It uses a linked list for the supply function
and a linked list of arrays to represent the transitions of the goto function with each
cell of the arrays potentially containing a pointer to the next node. Each list node
corresponds to a different state of the trie and has an array of size |Σ| with an
outgoing transition for every character of Σ. The trie of P can then be built for
all m patterns in O(|Σ|m2) time, with a total size of O(|Σ|m2). The time to pass
through a transition of the goto function is O(1) in the worst and average case,
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while the search phase has a cost of O(n) in the worst and average case.
Function AC Search ( t,m, n )
state := q0
for i := 0; i < n; i := i+ 1 do
while newState := g(state, ti) = fail do
state := Supply(state)
end
state := newState
if Output(state) is not empty then
report match at i−m+ 1
end
end
Algorithm 3: The search phase of the Aho-Corasick automaton
An example of a complete Aho-Corasick automaton for the pattern set “AAC”,
“AGT” and “GTA” is presented in Figure 1. Assume that the goto function of the
trie is already constructed and that the supply function for states 0 − 4 has been
computed. The supply state of state 5 is determined next. State 4 is the parent
state of state 5 since g(4, “T ”) = 5 and Supply(4) = 6, therefore the goto function
of state 6 is considered next. Since g(6, “T ”) = 7 then Supply(5) can be set to 7.
If there was no outgoing transition from state 6 by “T ” then Supply(6) would be
checked next for an outgoing transition to another state by “T ” and so on, until
one such state is found or is determined that no such state exists.
3.2. Wu-Manber
Wu-Manber is a generalization of the Horspool algorithm for multiple pattern
matching. It scans the characters of the input string backwards for the occurrences
of the patterns, shifting the search window to the right when a mismatch or a com-
plete match occurs. To perform the shift, the bad character shift function of the
Horspool algorithm is used. The bad character shift for a character σ determines
the safe number of shifts based on the position of the rightmost occurrence of σ in
any pattern. The probability of σ existing in one of the patterns increases with the
size of the pattern set and is inversely proportional to the alphabet size and thus
the maximum possible shift is decreased. To improve the efficiency of the algorithm,
Wu-Manber considers the characters of the patterns and the input string as blocks
of size B instead of single characters, essentially enlarging the alphabet size to |Σ|B.
During the preprocessing phase, three tables are built from the patterns, the
SHIFT, HASH and PREFIX tables. SHIFT is the equivalent of the bad character
shift of the Horspool algorithm for blocks of characters, generalized for multiple
patterns. If B does not appear in any pattern, the search window can be safely
shifted by m−B+1 positions to the right. Let h be the hash value of a block of B
characters as determined by a hash function h1(). Then, SHIFT[h] is the distance of
the rightmost occurrence of B to the end of any pattern. The HASH and PREFIX
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Fig. 2. Comparing the suffix and prefix of the search window of the Wu-Manber algorithm
tables are only used when the shift value stored in SHIFT[h] is equal to 0. HASH[h]
contains an ordered list of pattern indices whose B-character suffix has a hash value
of h. For each of these patterns, let h′ be the hash value of their B′-character prefix
as determined by a hash function h2(). The hash value h
′ for each pattern p is stored
in PREFIX[p]. That way, a potential match of the B-character suffix of a pattern
can be verified first with the B′-character prefix of the pattern before comparing
the patterns directly with the input string. The complexity of Wu-Manber was not
given in the original paper, since hash functions h1() and h2() were not specified
and the size of the SHIFT, HASH and PREFIX tables was not given.22 For the
experiments of this paper, the algorithm was implemented with a block size of B = 3
and B′ = 2 while hash values h and h′ were calculated by shift and add; shifting
the hash value to the left by bitshift positions and then adding in the ASCII value
of a pattern or input string character. The value of bitshift was set to 2. Finally, the
verification of the patterns to the input string was performed using the memcmp()
function of string.h.
Assume that the search window is aligned with the input string at position i and
that h is the hash value of the B-character suffix of t0 . . . ti. Then the SHIFT table
is used to determine the number of safe shift positions. If SHIFT[h] > 0 then the
search window is shifted by SHIFT[h] positions. If, on the other hand, SHIFT[h]
= 0, the suffix of the input string potentially matches the suffix of some patterns of
the pattern set and thus it must be determined if a complete match occurs at that
position. The hash value h′ of the B′-character prefix of the input string starting
at position i −m + 1 is then computed. For each pattern pr with the same hash
value h of its B-character suffix, it is checked if PREFIX[p] matches with h′. If
both the prefix and the suffix of the search window match with the prefix and suffix
of some pr ∈ P , then the corresponding patterns are compared directly with the
input string. The preprocessing phase of the Wu-Manber algorithm is detailed in
Algorithm 4 while the search phase is presented in Algorithm 5.
The complexity of Wu-Manber was not given in the original paper, since hash
functions h1() and h2() were not specified and the size of the SHIFT, HASH and
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Function WM Preproc ( p,m, d,B,B′ )
Initialize all elements of SHIFT to m−B + 1
for i := 0; i < d; i := i+ 1 do
for q := m; q ≥ B; q := q − 1 do
h := h1(p
i
q−B−1 . . . p
i
q−1)
shiftlen := m− q
SHIFT [h] :=MIN(SHIFT [h], shiftlen)
if shiftlen = 0 then
h′ := h2(p
i
0 . . . p
i
B′−1)
HASH [h] := HASH [h] ∪ {i}
PREFIX [i] := h′
end
end
end
Algorithm 4: The preprocessing phase of the Wu-Manber algorithm
Function WM Search ( p, t,m, n,B,B′ )
i = m− 1
while i < n do
h := h1(ti−B . . . ti)
if SHIFT [h] > 0 then
i := i+ SHIFT [h]
else
h′ := h2(ti−m+1 . . . ti−m+1+B′−1)
forall the pattern indices r stored in HASH [h] do
if PREFIX [r] = h′ then
Verify the pattern corresponding to r directly against the
input string
end
end
i := i+ 1
end
end
Algorithm 5: The search phase of the Wu-Manber algorithm
PREFIX tables was not given.22 For the experiments of this paper, the algorithm
was implemented with a block size of B = 3 and B′ = 2 while hash values h and
h′ were calculated by shift and add; shifting the hash value to the left by bitshift
positions and then adding in the ASCII value of a pattern or input string character.
The value of bitshift was set to 2. Finally, the verification of the patterns to the
input string was performed using the memcmp() function of string.h. The cost of
the implementation used in the experiments of this paper is as follows. To calculate
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the values of the SHIFT, HASH and PREFIX tables during the preprocessing
phase, the algorithm requires an O(|P |) time. The space of Wu-Manber depends
on the size of SHIFT, HASH and PREFIX. The space needed for the SHIFT table
is
B−1∑
i=0
|Σ| × (2bitshift)i. In the worst case there could be d patterns with the same
hash value h or h′ for their B-character suffix or B′-character prefix respectively,
therefore HASH and PREFIX require a d×
B−1∑
i=0
|Σ| × (2bitshift)i space for a space
complexity of O(d×
B−1∑
i=0
|Σ| × (2bitshift)i).
In the worst case for the searching phase of the Wu-Manber algorithm, the input
string and m−1 characters of all d patterns consist of the same repeating character
σ with the character at position m − B − 1 of each pattern being different. The
algorithm will then encounter a potential match on every position of the input
string since SHIFT[h] will constantly be 0. Therefore, as hash values h and h′
of the patterns will be identical, the m − B characters of all d patterns will be
compared directly with the input string using the memcmp() function. The worst
case searching time of Wu-Manber is given in 25 as O(n log|Σ|(|P |)d(m− 1)). In
26
the lower bound for the average time complexity of exact multiple pattern matching
algorithms is given as Ω(n log|Σ|(|P |)/m) and according to
25 the searching phase
of the Wu-Manber algorithm is optimal in the average case for a time complexity
of O(n log|Σ|(|P |)/m). In
27 the average time complexity of Wu-Manber was also
estimated as O( n
(m−B+1)×(1− (m−B+1)×d
2×|Σ|B
)
).
4. Distributed CUDA Implementation
4.1. GPU Architecture
A GPU is a hardware device that acts as a separate co-processor to the host. It is
based on a scalable array of multithreaded streaming multiprocessors (SMs) that
have a different design than CPU cores; they target lower clock rates; they support
instruction-level parallelism but not branch prediction or speculative execution; and
they have smaller caches 28. Each SM consists of a number of stream processors
(SPs), special function units for floating-point arithmetic operations and mathemat-
ical functions, one or more warp schedulers and an independent instruction decoder
so they can run different instructions. The SPs, or CUDA Cores, are lightweight
in-order processors that are used for arithmetic operations. Moreover, each SM has
a number of resources including a 32-bit register file and a shared memory area
that as detailed later in this section are distributed among the available threads
and thread blocks respectively. On compute capability 1.x GPUs, SMs are grouped
into Texture Processor Clusters (TPCs) that contain additionally a texture unit
and a texture memory cache. On compute capability 2.x and newer GPUs, the SMs
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are grouped into Graphics Processing Clusters (GPCs).
The threads of a CUDA GPU are very lightweight comparing to threads of
multicore CPU systems with a very small creation overhead involved. Although
they are lightweight in the sense that they operate on small pieces of data, they are
fully fledged in the conventional sense, each thread with its own stack, register file,
program counter and local memory 29. The threads, that are identifiable through
a unique thread ID using the threadIdx variable are organized into thread blocks
and are then assigned to SMs, with each SM being capable of executing multiple
thread blocks. The SMs divide the thread blocks into warps of threads that are
queued for work. A warp typically consists of 32 threads, a half-warp consists of
16 threads while a quarter-warp consists of 8 threads. Threads are grouped into
warps in a deterministic way; for warps with a size of 32 threads, the first warp
will always contain threads with a thread ID between 0 − 31. Stream processors
follow a MIMD model for warps since different warps can have different execution
paths and process different data. Threads within the same warp though, follow a
SIMD or as called by NVIDIA, Single Instruction, Multiple Thread (SIMT) model.
The instruction decoder of an SM fetches a common, single instruction that will be
executed by all the SPs at the same time, forming the basis of SIMT execution 30.
One instruction is fetched every fetch cycle per warp scheduler for a warp that is
selected in a round robin fashion from among the active, ready warps of the SM.
The instructions are then placed in a common issue queue from where they are
dispatched for execution by the instruction dispatch units. The threads of a warp
start at the same program address and execute concurrently a common instruction
at every cycle. Individual threads can branch out and execute independently but this
comes with a performance penalty. If threads of a warp diverge via a data-dependent
conditional branch, such as an if-else statement, the warp executes sequentially
each branch path taken, disabling threads that are not on that path to ensure the
correctness of the results 2. The compiler inserts the reconvergence point using a
field in the instruction encoding and also inserts an instruction before a diverging
branch that provides the hardware with the location of the reconvergence point 31.
Using this information, the threads converge back to the same execution path when
all paths are complete.
There are two sources of latency that affect the performance of a kernel, in-
struction latency and memory latency. Instruction latency is the number of cycles
between issuing an arithmetic instruction and the processing of the instruction by
the arithmetic pipeline of the GPU. Memory latency is the number of cycles needed
to access a memory address. To hide both arithmetic and memory latency, there
should be a number of warps resident or in other words maintained on-chip dur-
ing the entire lifetime of the warp on an SM, so that the SM can choose between
them instructions to issue. The number of resident warps required to completely
hide latency depends on the architecture of the device. A warp may not be ready
to execute due to different factors; waiting on register dependencies; accessing off-
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chip memory; waiting on some synchronization point; or waiting to finish executing
the previous instruction. At every instruction issue time, a warp scheduler switches
from one warp to another and switches contexts between threads. Because the ex-
ecution context, including program counters and registers, for each warp processed
by a multiprocessor is resident on the SMs, context switching is very fast. The re-
sources of an SM are limited, therefore the occupancy, or the number of threads and
blocks that an SM can maintain, can be affected by different factors; the block size,
the shared memory usage and the register usage. An SM can only support a few
concurrent resident thread blocks (usually 8 or 16), therefore it is important to use
blocks with a sufficiently large block size in threads. The amount of shared memory
per block and the number of registers per thread used by a kernel also affect signif-
icantly the occupancy of an SM. To ensure maximum occupancy, a kernel should
use up to
Total amount of shared memory per block
Maximum number of active thread blocks per SM
(1)
shared memory and
Total number of registers available per block
Maximum number of threads per SM
(2)
registers per thread, although as detailed in 32, maximizing occupancy does not
always result in a better performance.
GPUs have different memories, both on-chip and off-chip, each with its own
advantages and limitations. Unlike the memory architecture of traditional computer
systems where the compiler is mainly responsible for distributing data between an
off-chip RAM and different levels of cache, the programmer of a GPU application
must, in most cases, explicitly copy data between the memory areas of the device,
trying to find a balance between the size of each memory area and the cost to
access it in terms of clock cycles. Although this model offers the potential for high
performance gains, it also comes with an increased coding complexity.
The fastest and at the same time more limited memory area of a GPU is the
register file, a highly banked array of processor registers built out of dense SRAM
arrays 33. As already discussed, each SM has its own register file. The threads of
each SM use dedicated registers to store their register context in order to perform
context switching very fast. To accommodate all the resident threads per SM, GPU
devices have large register files, with their size depending on the compute capability
of the device; 8KB per SM for compute capability 1.0 and 1.1 devices, 16KB per
SM for compute capability 1.2 and 1.3 GPUs, 32KB per SM for compute capability
2.0 devices and 64KB for compute capability 3.0 and 3.5 devices.
Shared memory is a small on-chip per SM memory space that has a low-latency
access cost and can also be used to bypass the coalescing requirements of the global
memory. Because it is shared between all threads of a thread block, it is usually
used for synchronization as well as for data exchange between them. To enable
concurrent accesses to it, shared memory is divided into 32-bit memory banks. The
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maximum bandwidth of the shared memory is then utilized when a single memory
request accesses one address from each different bank. If addresses from the same
memory bank are accessed, the accesses are serialized to avoid conflicts with a
significant degradation of the shared memory’s bandwidth. Compute capability 1.0
to 1.3 GPUs have 16KB of shared memory per SM while compute capability 2.0
and newer GPUs have 48KB per SM.
Texture memory is a cached read-only memory space with a two-dimensional
locality that is initialized host-side. Compute capability 1.x GPUs have an L1 tex-
ture cache per TPC and an L2 texture cache that is accessible by all SMs. It is
often used to work around the coalescing requirements of the global memory and
to increase the memory throughput of the kernel. The first time that an address of
the texture memory is accessed, it is fetched from the global memory with the high
latency that it entails. In that case though, the texture caches of the device are used
to cache the data, therefore minimizing the latency when cache hits occur. Unlike
traditional CPU caches, the texture caches don’t have coherency; writing data to
texture memory either host- or device-side actually result in the invalidation of all
caches.
The GPU has its own off-chip device memory, global memory. If data resides
to pageable host memory, a memory area that is usually allocated using malloc(),
it can be transferred to the GPU device explicitly before the launch of the kernel.
Page-locked or pinned memory, memory that always resides in physical memory as
it cannot be paged out to disk, can also be allocated in host. Transferring of data
between page-locked host memory and the global memory of the device is performed
concurrently with kernel execution using DMA to hide part of the latency involved.
The global memory is accessible by all SMs using memory transactions of 32, 64
and 128 bytes with a high latency, usually between 400 and 800 clock cycles.
Local memory is a special type of memory that is a cacheable part of the global
memory of the GPU. It is used when the registers of an SM are spilled. This can
occur due to register pressure; when for example the execution context in terms
of registers of a thread is higher than the hardware limit of the device. The term
“local” refers to the fact that each thread has its own private area where its execution
context is spilled, resolved at compilation time by the NVCC compiler.
The NVIDIA GT 240 is a compute capability 1.2 GPU from the GT200 series of
NVIDIA’s GeForce graphics processing units. It has 1GB of GDDR3 global memory,
550MHz Graphics clock rate, 1.34GHz Processor clock tester rate and 900MHz
memory clock rate. As shown in Figure 3, it consists of 12 SMs, with 3 SMs per
TPC. Each SM has 8 SPs for a total of 96 SPs. The SMs have 16KB of on-chip
shared memory, and 16384 32-bit registers. Each thread block can have a maximum
of 512 threads while each SM supports up to 1024 active threads and up to 8 active
blocks. Each thread can use between 16 registers when 1024 threads are used per
SM and 128 as a maximum per-thread register usage. Since every SM contains one
warp scheduler, one instruction is issued per warp over 4 cycles. The latency of the
arithmetic pipeline is 24 cycles, therefore it can be completely hidden by having 6
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Fig. 3. The NVIDIA GT200 Architecture
active warps at any one time. A request for any words within the same memory
segment of the global memory for correctly aligned addresses is coalesced, using one
memory transaction per half-warp. The size of each global memory segment is 32
bytes for 1-byte words, 64 bytes for 2-byte words or 128 bytes for words of 4, 8 and
16 bytes. The maximum memory throughput of the global memory can then be 128
bytes per transaction. GTX 240 contains two levels of texture caches; a 24KB L1
cache within each TPC, partitioned in 3×8KB caches and 8 L2 texture caches with
a size of 32KB each, visible to all SMs. The shared memory consists of 16 banks
organized in such a way that successive 32-bit words are mapped into successive
banks.2 Each bank has a bandwidth of 32 bits over two clock cycles and therefore
the bandwidth of the shared memory is 64 bytes over two cycles when all banks are
accessed simultaneously. A request for shared memory addresses by a warp is split
into two different requests, one for each half-warp.
4.2. GPU Implementation
The straightforward port of sequential applications to a GPU can often lead to
significant speedups. The performance of the parallel implementations though can
be improved even further when specific characteristics of the GPU architecture are
taken into consideration. This section presents a basic data-parallel implementa-
tion strategy of the Aho-Corasick and Wu-Manber multiple pattern matching algo-
rithms, analyzes the characteristics of the algorithm implementations that leverage
the capabilities of the device, discusses the flaws that affect their performance and
addresses them using different optimization techniques. Table 1 lists the notation
that will be used for the rest of this section.
4.2.1. Parallelization strategy
To expose the parallelism of the multiple pattern matching algorithms, the following
basic data-parallel implementation strategy was used. The preprocessing phase of
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Table 1. Implementation notation
numBlocks The number of thread blocks
blockDim The size in threads of each block
threadId The unique ID of each thread of a block
blockId The unique ID of each block
Schunk The size in characters of each chunk
Sthread The number of characters that each thread processes
Smemsize The size in bytes of the shared memory per thread block
the algorithms was performed sequentially on the host CPU. The input string and
all preprocessing arrays were copied to the global memory of the device. The input
string was subsequently partitioned into numBlocks character chunks, each with a
size Schunk of
n
numBlocks
characters. The chunks were then assigned to numBlocks
thread blocks. Each chunk was further partitioned into blockDim sub-chunks, that
in turn were assigned to each of the blockDim threads of a thread block. To ensure
the correctness of the results, m − 1 overlapping characters were used per thread.
Therefore, each thread processed Sthread =
n
numBlocks×blockDim +m− 1 characters
for a total of (m−1)(numBlocks×blockDim−1) additional characters. An integer
array out with a size of numBlocks × blockDim was used to store the number
of matches per thread. To avoid extra coding complexity it is assumed that n is
divisible by both numBlocks and blockDim. Since the character chunks have to
overlap, the fewer possible thread blocks should be used to reduce the redundant
characters as long as the maximum possible occupancy level is maintained per SM.
Three tables were constructed during the preprocessing phase of the Aho-
Corasick algorithm implementation. State transition is a two-dimensional array
where each row corresponds to a state of the trie, each column to a different charac-
ter of the alphabet Σ and the cells of the array represent the next state. To ensure
that alignment requirements are met on each row, state transition was allocated as
pitched linear device memory using the cudaMallocPitch() function. State supply
and state final are one-dimensional arrays, allocated using the cudaMalloc() func-
tion. Each column of the arrays corresponds to a different state of the trie while the
cells represent the supply state of a given state and the information whether that
state is final or not respectively. Since the Aho-Corasick trie can have a maximum
of m× d+1 trie states, a value that for the experiments of this paper was typically
equal to more than 65536, each state was represented using a 4-byte integer. Algo-
rithm 6 presents the basic data-parallel strategy used for the implementation of the
Aho-Corasick algorithm using the CUDA API. As can be seen from the pseudocode,
there can be divergence among the execution paths of the threads when previous
states are visited using the supply function of the algorithm.
The Wu-Manber algorithm uses the one-dimensional SHIFT and the two-
dimensional HASH and PREFIX tables. The space needed for the SHIFT table is
B−1∑
i=0
|Σ| × (2bitshift)i. Each row of the HASH and PREFIX represents a different
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Algorithm Basic Aho-Corasick
tid := blockId× blockDim+ threadId
start := (blockId×n)/numBlocks+(n×threadId)/(numBlocks×blockDim)
stop := start+ n/(numBlocks× blockDim) +m− 1
state := 0
for i := start; i < stop; i := column+ 1 do
while newState := state transition[state, ti] = fail do
state := state supply[state]
end
state := newState
out[tid] := out[tid] + state final[state]
end
Algorithm 6: A basic parallel implementation of the Aho-Corasick algorithm
pattern from the pattern set while the columns represent different hash values. In
the worst case there could be d patterns with the same hash value h or h′ for their
B-character suffix or B′-character prefix respectively, therefore HASH and PRE-
FIX require a d×
B−1∑
i=0
|Σ|×(2bitshift)i space each. The relevant data structures were
copied to the global memory of the device with no modifications. The basic data-
parallel strategy for the implementation of Wu-Manber is depicted in Algorithm 7.
4.2.2. Implementation limitations and optimization techniques
As detailed in section 4.1, accesses to global memory for compute capability 1.2
GPUs by all threads of a half-warp are coalesced into a single memory transaction
when all the requested words are within the same memory segment. The segment
size is 32 bytes when 1-byte words are accessed, 64 bytes for 2-byte words and 128
bytes for words of 4, 8 and 16 bytes. With the basic implementation strategy, each
thread reads a single 1-byte character on each iteration of the search loop; in this
case the memory segment has a size of 32 bytes. When Sthread > 32, each thread
accesses a word from a different memory segment of the global memory. This results
to uncoalesced memory transactions, with one memory transaction for every access
of a thread. Since the maximum memory throughput of the global memory is 128
bytes per transaction, the access pattern of the threads results in the utilization of
only the 1128 of the available bandwidth.
To work around the coalescing requirements of the global memory and increase
the utilization of the memory bandwidth, it is important to change the memory
access pattern by reading words from the same memory segment and subsequently
store them in the shared memory of the device. This involves the partition of the
input string into n
Smemsize
chunks and the collective read of Smemsize characters
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Algorithm Basic Wu-Manber
id := blockId× blockDim+ threadId
start :=
(blockId×n)/numBlocks+(n× threadId)/(numBlocks× blockDim)+m−1
stop := start+ n/(numBlocks× blockDim)
i := start
while i < stop do
h := h1(ti−B . . . ti)
if SHIFT [h] > 0 then
i := i+ SHIFT [h]
else
h′ := h2(ti−m+1 . . . ti−m+1+B′−1)
forall the pattern indices r stored in HASH [h] do
if PREFIX [r] = h′ then
Verify the pattern corresponding to r directly against the
input string
end
end
i := i+ 1
end
end
Algorithm 7: A basic parallel implementation of the Wu-Manber algorithm
from the global into the shared memory by all blockDim threads of a thread block.
For each 16 successive characters from the same segment then, only a single memory
transaction will be used. This technique results in the utilization of the 18 of the
global memory bandwidth, improved by a factor of 16. The threads can subsequently
access the characters stored in shared memory in any order with a very low latency.
Using the shared memory to increase the utilization of the memory bandwidth has
two disadvantages. First, a total of n
Smemsize
× (blockDim− 1)× (m− 1) redundant
characters are used that introduce significantly more work overhead when compared
to the basic data-parallel implementation strategy. Second, using the shared memory
effectively reduces the occupancy of the SMs. As the size of the shared memory for
each SM of the GTX 240 GPU is 16KB, using the whole shared memory would
reduce the occupancy to one thread block per SM. Partitioning the shared memory
is not an efficient option since it would further increase the total work overhead.
The utilization of the global memory bandwidth can also increase when the
threads read 16-byte words instead of single characters on every memory transac-
tion. For that, the built-in uint4 vector can be used, a C structure with members
x, y, z, and w that is derived from the basic integer type. This way, each thread
accesses an 128-bit uint4 word that corresponds to 16 characters of the input string
with a single memory transaction while at the same time the memory segment size
increases from 32 to 128 bytes. By having each thread read 128-bit uint4 words from
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different memory segments results in the utilization of the 18 of the global memory
bandwidth similar to the coalescing technique above. The input string array stored
in global memory can be casted to uint4 as follows:
u int4 ∗ u in t 4 t e x t = r e i n t e r p c a s t<uint4 ∗>( d tex t ) ;
The two previous techniques can be combined; reading 16 successive 128-bit
words or 256 bytes in the form of 16 uint4 vectors from global to shared memory
can be done with just two memory transactions, fully utilizing the global memory
bandwidth. The input string characters are then extracted from the uint4 vectors
as retrieved from the global memory and are subsequently stored in shared memory
on a character-by-character basis. To access the characters inside a uint4 vector,
the vector can be recasted to uchar4:
u int4 u in t4 va r = u in t 4 t e x t [ i ] ;
uchar4 uchar4 var0 = ∗ r e i n t e r p c a s t<uchar4∗>(&u in t4 va r . x ) ;
uchar4 uchar4 var1 = ∗ r e i n t e r p c a s t<uchar4∗>(&u in t4 va r . y ) ;
uchar4 uchar4 var2 = ∗ r e i n t e r p c a s t<uchar4∗>(&u in t4 va r . z ) ;
uchar4 uchar4 var3 = ∗ r e i n t e r p c a s t<uchar4∗>(&u in t4 va r .w) ;
The drawback of casting input string characters to uint4 vectors and recasting
them to uchar4 vectors is that it can be expensive in terms of processing power.
The preprocessing arrays of the algorithm are relatively small in size while at the
same time they are frequently accessed by the threads. Moreover, as a character-by-
character verification of the patterns to the input string is required, the pattern set
array is also often accessed. The performance of the parallel implementation of the
algorithm should then benefit from the binding of the relevant arrays to the texture
memory of the device. The texture reference was bound to the device memory
using cudaBindTexture() for one-dimensional arrays and cudaBindTexture2D() for
two-dimensional arrays allocated as pitched linear device memory. The textures
were then accessed in-kernel using the tex1Dfetch() and tex2D() functions. Arrays
accessed via textures not only take advantage of the texture caches to minimize the
memory latency when cache hits occur but also bypass the coalescing requirements
of the global memory. Moreover, the maximum size for an one-dimensional texture
reference is 8, 192B while the maximum size for two-dimensional texture references
is 65, 536× 32, 768 texels.
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The shared memory of the GTX 240 GPU consists of 16 memory banks num-
bered 0−15. The banks are organized in such a way that successive 32-bit words are
mapped into successive banks with the ith word being stored in bank i mod 16− 1.
Bank conflicts occur when two or more threads of the same half-warp try to simulta-
neously access words i, j, . . . z when i mod 16 = j mod 16 = . . . = z mod 16. When
the memory coalescence optimizations described above are used, it is challenging
to avoid bank conflicts when the 16 characters of a uint4 vector are successively
stored to the shared memory and when are retrieved from shared memory by the
threads of the same half-warp during the search phase. Storing the input string
characters in shared memory results in a 4-way bank conflict. An alternative would
be to cast each uint4 vector to 4 uchar4 vectors and store them in shared memory
in a round-robin fashion:
i n t t id16 = threadIdx . x % 16 ;
i f ( t i d16 < 4 ) {
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 0 ] = uchar4 var0 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 1 ] = uchar4 var1 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 2 ] = uchar4 var2 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 3 ] = uchar4 var3 ;
} e l s e i f ( t i d16 < 8 ) {
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 1 ] = uchar4 var1 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 2 ] = uchar4 var2 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 3 ] = uchar4 var3 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 0 ] = uchar4 var0 ;
} e l s e i f ( t i d16 < 12 ) {
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 2 ] = uchar4 var2 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 3 ] = uchar4 var3 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 0 ] = uchar4 var0 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 1 ] = uchar4 var1 ;
} e l s e {
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 3 ] = uchar4 var3 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 0 ] = uchar4 var0 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 1 ] = uchar4 var1 ;
ucha r4 s a r r ay [ threadIdx . x ∗ 4 + 2 ] = uchar4 var2 ;
}
This technique was not used since in practice the performance of the implemen-
tations did not improve. Although it was conflict-free when storing the vectors it
resulted in a 4-way thread divergence that serialized accesses to shared memory,
the same effect that the example code was trying to avoid. The modulo operator is
very expensive when used inside CUDA kernels and had a significant impact in the
performance of the implementations. Algorithms 8 and 9 depict the pseudocode of
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the optimized kernel of the Aho-Corasick and Wu-Manber algorithms respectively.
sArray represents an array stored in the shared memory of the device with a size
of Smemsize = 16.128 characters.
Algorithm Optimized Aho-Corasick
tid := blockId× blockDim+ threadId
start := Smemsize × threadId/blockDim
stop := start+ Smemsize/blockDim+m− 1
matches := 0
for gMem := blockId× Smemsize; gMem < n; gMem :=
gMem+ numBlocks× Smemsize do
for i := gMem/16 + threadId, j := threadId; j < Smemsize/16; i :=
i + blockDim, j := j + blockDim do
if i < n/16 then
read a uint4 vector from ti
unpack the uint4 vector and store the 16 characters to
sArrayj∗16+0...j∗16+15
end
end
Add m− 1 redundant characters to the end of the shared memory
syncthreads()
state := 0
for i := start; i < stop AND gMem+ i < n; i := i+ 1 do
while newState := tex state transition[state, sArrayi] = fail do
state := tex state supply[state]
end
matches := matches+ tex state final[state]
end
syncthreads()
end
out[tid] := matches
Algorithm 8: An optimized parallel implementation of the Aho-Corasick algo-
rithm
The tex state transition, tex state supply, tex state final, tex SHIFT ,
tex HASH and tex PREFIX arrays correspond to state transition, state supply,
state final, SHIFT , HASH and PREFIX respectively when bound to the tex-
ture memory of the device.
July 11, 2014 0:24 WSPC/INSTRUCTION FILE cudampiwm
22 C. S. Kouzinopoulos, J.-A. M. Assael, Th. K. Pyrgiotis, K. G. Margaritis
Algorithm Optimized Wu-Manber
id := blockId× blockDim+ threadId
start := Smemsize × threadId/blockDim+m− 1
stop := start+ Smemsize/blockDim
matches := 0
for gMem := blockId× Smemsize; gMem < n; gMem :=
gMem+ numBlocks× Smemsize do
for i := gMem/16 + threadId, j := threadIdx; j < Smemsize/16; i :=
i+ blockDim, j := j + blockDim do
if i < n/16 then
read a uint4 vector from ti
unpack the uint4 vector and store the 16 characters to
sArrayj∗16+0...j∗16+15
end
end
Add m− 1 redundant characters to the end of the shared memory
synchronize threads
i := start
while i < stop do
h := h1(sArrayi−B . . . sArrayi)
if tex SHIFT [h] > 0 then
i := i+ SHIFT [h]
else
h′ := h2(sArrayi−m+1 . . . sArrayi−m+1+B′−1)
forall the pattern indices r stored in tex HASH [h] do
if tex PREFIX [r] = h′ then
Verify the pattern corresponding to r directly against the
input string
end
end
i := i+ 1
end
end
end
out[id] := matches
Algorithm 9:An optimized parallel implementation of the Wu-Manber algorithm
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4.3. MPI Architecture
Message Passing Interface (MPI) is a standardized and portable message-passing
system, developed by a group of researchers from academia and industry to function
on a wide variety of parallel computers. The first steps were made in the beginning
of the nineties, and version 1.0 of the interface was released in June 1994. MPI is
considered the standard for High Performance Computing application development,
on distributed memory architectures.34
MPI defines the semantics and the syntax of a core of library routines, useful to
a wide range of developers writing portable message-passing programs. There are
MPI bindings for many languages, including bindings for Fortran 77, C and C++.
There are several implementations of the MPI interface, while many of them are
totally free and are available to the public domain.
One of the most widely used implementations of MPI is MPICH.35 It supports
efficiently different computation and communication platforms including commodity
clusters (desktop systems, shared-memory systems, multicore architectures), high-
speed networks, proprietary high-end computing systems (Blue Gene, Cray) and
multiple operating systems (Windows, most flavors of UNIX including Linux and
MacOSX).
MPI is commonly used to implement parallel applications for cluster systems, as
it handles the communication and the synchronization between the nodes. However,
passing data over the network is a time consuming operation, therefore applications
should balance the communication time with the processing time. In order to achieve
this balance, the ratio of computation to communication time must be maintained
as high as possible.
4.4. MPI Implementation
The nodes of the cluster, on which the experiments were executed, were connected
through a Gigabit switch. The dataset was shared among the nodes using the Net-
work File System36 protocol (NFS). Hence, once it was copied to the file system it
was subsequently available to all nodes, without the need to explicitly distribute it
using the scatter operation of MPI.
The input string was split into chunks, each of them assigned to a different node
of the cluster. The split was achieved by using two auxiliary variables, start and
stop, indicating the beginning and the end of each biological sequence chunk. The
chunk assignment took place using the value of the MPI Rank function that returns
the identification number of each node, the MPI Size function that returns the total
number of nodes available, the size n of the input string and the pattern size m.
The two auxiliary variables were calculated using the following formulas:
start = MPI Rank ∗ n
MPI Size
stop = ( MPI Rank + 1) ∗ n
MPI Size
+ (m− 1)
(3)
After the memory allocation of the strings, the CPU and the GPU functions
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were initiated on each node, returning the result count of each search. Finally, the
count of the multiple pattern occurrences was gathered from each worker node with
the master node calculating the total sum using the MPI Reduce function of MPI.
5. Experimental Methodology
The performance of the parallel implementations of the algorithms was evaluated
by comparing the running time of the GPU and Distributed GPU implementations
to that of the sequential version. The algorithm implementations were processed
on a computer cluster with 10 homogeneous nodes, each with an Intel Core 2 Duo
E8400 CPU, with two cores clocked at 3.00GHz, 64KB L1 and 6MB L2 Cache,
and 2GB of DDR2. Additionally, each node was equipped with a compute capa-
bility 1.2 NVIDIA GT 240 GPU, with 1GB of GDDR3 global memory, 550MHz
Graphics clock rate, 1.34GHz Processor clock tester rate and 900MHz memory
clock rate. The cluster had a shared NFS disk space, while MPICH2 was used
to handle all communication and synchronization operations, under Ubuntu Linux
12.04. The algorithm implementations were compiled using MPICH2 and CUDA
5.5, while the searching time of the sequential implementations was measured using
the MPI Wtime function of the Message Passing Interface since it has a better
resolution than the standard clock() function of time.h. The searching time of the
CUDA functions was measured using the CUDA event API.
For the experiments, a snapshot of the Expressed Sequence Tags (ESTs) from the
February, 2009 assembly of the human genome was used, as produced by the Genome
Reference Consortium and retrieved by the archives of the University of California
Santa Cruz.37 The snapshot, that was first converted to a one-dimensional input
string and had any comments removed, consisted of 1, 073, 741, 824 characters and
had an alphabet of Σ = {a, c, g, t}, the four nucleobases of the Deoxyribonucleic
Acid (DNA).
The size of the data file was larger than the available size of global memory of
the GPU, thus it was impossible to load the input string on the device memory in
one pass, and consequently to take advantage of the full computational power of
the GPU. Host memory could be used, but by default, host memory allocations are
pageable, while the GPU is unable to access data from pageable memory. Therefore,
the data was allocated on pinned host memory and was then zero-copied to the
GPU.
In order to simulate several demanding biological sequence searches, different
multiple pattern sets were used. The sets were created from subsequences of the
corresponding input string, consisting of 1, 000, 8, 000 and 16, 000 patterns, with
each pattern having a size of m = 8 characters. The subsequences were chosen for
at least min{d, ⌊ n
m
⌋} matches.
Finally, the source code that was used to run the experiments is available at:
https://github.com/iassael/hybrid cuda aho wu, under GNU General Public Li-
cense.
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6. Experimental Results
This section evaluates the performance of the Aho-Corasick and Wu-Manber algo-
rithm implementations. As stated in section 4.2.2, different optimization techniques
were used for the implementation of the algorithms in order to take full advantage
of the device hardware. Figure 4 illustrates the execution times of each of the five
GPU optimizations, running on a single node. For the execution, a set of 8, 000
patterns was used, each with a pattern size of m = 8. Each implementation stage
also incorporates the optimizations of the previous stages.
(1) The first stage of the implementation was unoptimized. The input string, the
pattern set, the preprocessing arrays of the algorithms and the out array that
holds the number of matches per thread, were stored in the global memory
of the device. Each thread accessed input string characters directly from the
global memory as needed and stored the number of matches directly to out.
At the end of the algorithms’ search phase, the results array was transferred to
the host memory and the total number of matches was calculated by the CPU.
(GPU-U)
(2) The second stage of the implementation involved the binding of the preprocess-
ing arrays and the pattern set array in the case of the Wu-Manber algorithm
to the texture memory of the device. This optimization was not applied on the
Aho-Corasick implementation as the preprocessing tables take more space than
the supplied GPU texture memory for large pattern sets. (GPU-TC)
(3) In the third stage, the threads worked around the coalescing requirements of
the global memory by collectively reading input string characters and storing
them to the shared memory of the device. (GPU-CR)
(4) The fourth stage of the implementation was similar to the third but in addi-
tion, each thread read simultaneously 16 input string characters from the global
memory by using a uint4 vector. The characters were extracted from the vec-
tors using uchar4 vectors and were subsequently stored to the shared memory.
(GPU-R16)
(5) The fifth implementation stage involves the coalescing of the writes by the
threads to the global memory of the device. (GPU-CW)
As depicted in Figure 4, the final optimized parallel implementation of the Aho-
Corasick and the Wu-Manber algorithms was 1.66x and 1.63x faster than their
unoptimized version respectively. This indicates the significant performance increase
that can be achieved when the implementations are customized to take advantage
of the specific underlying hardware.
Figures 5 to 7 present the execution times of the searching phase of the parallel
implementations for both the Aho-Corasick and Wu-Manber algorithms, including
the time to distribute the data to the worker nodes of the cluster using the NFS
protocol and the time to gather the results back to the master node using MPI. The
pattern sets that were used, consisted of 1, 000, 8, 000 and 16, 000 patterns while at
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Fig. 4. Aho-Corasick & Wu-Manber GPU Optimizations
the same time, 1 to 10 cluster nodes were used.
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Fig. 5. Aho-Corasick & Wu-Manber Cluster’s Nodes Used Comparison for 1, 000 patterns
As presented in Figures 5 to 7, parameters such as the number of the nodes
used and the pattern set size affect significantly the execution time of the algorithm
implementations. As the number of worker nodes increased, the total network com-
munication time also increased. Moreover, for sets of 1, 000 patterns, the network
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Fig. 7. Aho-Corasick & Wu-Manber Cluster’s Nodes Used Comparison for 16, 000 patterns
communication time was a large percentage of the total execution time. As can
be observed in Figure 5, this time overlaps the parallel searching time when using
more than 2 nodes for Aho-Corasick and 4 or more nodes for Wu-Manber. Even
for larger pattern sets, the network communication time is a significant proportion
compared to the execution times of the implementations, especially in the case of
the Aho-Corasick algorithm. As it can be seen in Figures 6 and 7, the search exe-
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cution time is approximately equal to the network communication time when using
more than 5 nodes. On the other hand and for larger pattern sets, it consists a
smaller proportion of the total execution time of the Wu-Manber algorithm, where
the searching phase of the algorithm implementation is much more demanding.
It is noteworthy that for all the experiments, Aho-Corasick outperformed the
Wu-Manber algorithm. For smaller pattern sets the difference was not significant,
while for larger sets of patterns this difference became substantial. More specifically,
for pattern sets of 1, 000, 8, 000 and 16, 000, Aho-Corasick was approximately 1.49x,
5.05x and 7.97x times faster than the Wu-Manber algorithm respectively.
Table 2. Comparison of execution times for 1 to 10 cluster nodes
and for sets of 1, 000 patterns
Nodes NFS Load Files AC GPU WM GPU Reduce
1 5.04 12.40 26.08 38.80 0.00
2 6.10 6.36 13.06 18.43 0.00
3 7.85 4.91 9.68 12.83 0.00
4 7.51 3.13 6.52 9.78 0.71
5 7.07 2.50 5.29 7.89 2.00
6 6.09 2.14 4.38 6.66 2.49
7 6.99 2.31 3.77 5.78 2.91
8 6.96 1.68 3.29 5.10 3.15
9 7.56 1.45 3.08 4.62 3.36
10 8.91 1.37 2.64 4.17 4.35
Note: The displayed time values are in sec, pattern size m=8
Detailed average execution times of each part of the implemented algorithms,
running on sets of 1, 000, 8, 000, 16, 000 patterns with a pattern size of m = 8, are
given in Tables 2, 3 and 4 respectively. These tables illustrate the difference between
the proportion of the NFS file distribution time, the time to load the data and the
time to reduce the results back to the master node using the MPI Reduce function,
and the corresponding time to execute the searching phase of an algorithm for each
different pattern set.
The overall speedup of each of the GPU implementations, under the different
pattern set sizes and running on multiple nodes is presented in Table 5. The speedup
is calculated by the total execution time of the Aho-Corasick and Wu-Manber al-
gorithms, as depicted in Tables 2 to 4, compared to the corresponding single-node
performance. It is worth noting, that for a pattern set size of 1, 000 patterns, both
algorithms exhibited a significant speedup with an upward trend when up to 5
nodes were used. For more than 5 nodes, the time of MPI Reduce had the tendency
to increase proportionally to the number of nodes, affecting significantly the total
execution time. Both algorithms exhibited a maximum speedup of 2.89x and 3.33x
respectively, when they were executed on a cluster of 8 nodes. A similar trend was
observed for pattern sets of 8, 000, where the maximum speedup for both algorithms
was exhibited using 9 cluster nodes, and was equal to 3.87x and 5.59x for AC and
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Table 3. Comparison of execution times for 1 to 10 cluster nodes
and for sets of 8, 000 patterns
Nodes NFS Load Files AC GPU WM GPU Reduce
1 5.04 12.40 55.59 300.60 0.00
2 6.10 6.36 28.06 156.19 0.00
3 7.85 4.91 18.58 109.06 0.00
4 7.51 3.13 14.31 83.67 0.71
5 7.07 2.50 11.28 69.27 2.00
6 6.09 2.14 9.64 58.79 2.49
7 6.99 2.31 8.13 53.51 2.91
8 6.96 1.68 7.28 47.97 3.15
9 7.56 1.45 6.52 44.52 3.36
10 8.91 1.37 5.77 43.68 4.35
Note: The displayed time values are in sec, pattern size m=8
Table 4. Comparison of execution times for 1 to 10 cluster nodes
and for sets of 16, 000 patterns
Nodes NFS Load Files AC GPU WM GPU Reduce
1 5.04 12.40 66.70 546.14 0.00
2 6.10 6.36 33.74 275.75 0.00
3 7.85 4.91 22.27 183.72 0.00
4 7.51 3.13 17.38 138.48 0.71
5 7.07 2.50 13.62 111.46 2.00
6 6.09 2.14 11.74 91.97 2.49
7 6.99 2.31 9.91 79.13 2.91
8 6.96 1.68 8.95 69.21 3.15
9 7.56 1.45 8.03 61.53 3.36
10 8.91 1.37 7.11 55.26 4.35
Note: Pattern size m=8
WM respectively. Finally, for pattern sets of 16, 000, the speedup of the WM al-
gorithm had a gradual increase by the number of cluster nodes, levelling at 8.06x
when the algorithm was executed on all the available nodes. On the other hand, the
AC algorithm had a maximum speedup of 4.13x when it was executed on 9 cluster
nodes.
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Table 5. Overall speedup for sets of 1, 000, 8, 000 and 16, 000 patterns
Nodes AC 1000 WM 1000 AC 8000 WM 8000 AC 16000 WM 16000
1 1.00x 1.00x 1.00x 1.00x 1.00x 1.00x
2 1.71x 1.82x 1.80x 1.89x 1.82x 1.96x
3 1.94x 2.20x 2.33x 2.61x 2.40x 2.87x
4 2.44x 2.66x 2.85x 3.35x 2.93x 3.76x
5 2.58x 2.89x 3.20x 3.93x 3.34x 4.58x
6 2.88x 3.24x 3.59x 4.58x 3.75x 5.49x
7 2.72x 3.13x 3.59x 4.84x 3.80x 6.17x
8 2.89x 3.33x 3.83x 5.32x 4.06x 6.96x
9 2.82x 3.31x 3.87x 5.59x 4.13x 7.63x
10 2.52x 2.99x 3.58x 5.45x 3.87x 8.06x
Note: The displayed time values are in sec, pattern size m=8
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7. Conclusions
This paper presented parallel implementations of two of the most well known multi-
ple matching algorithms, Aho-Corasick and Wu-Manber, on a homogeneous cluster
of nodes using the MPI and CUDA APIs. The performance of the algorithm im-
plementations was evaluated when executed on an subsequence of the Expressed
Sequence Tags of the human genome for different number of cluster nodes and pat-
tern set sizes. The algorithm implementations were optimized in different steps in
order to take advantage of the underlying GPU hardware. It was generally discussed
that even low-end GPU cards could considerably facilitate demanding tasks, such as
the processing of biological sequences. Finally, it was proven that a substantial per-
formance increase can be achieved, when taking advantage of the combined power
of the GPU nodes of a cluster.
The performance of the parallel algorithm implementations was evaluated over
the corresponding time running on a single computer node, and was compared to
the distributed implementation when executed on a GPU cluster of 10 nodes.
Based on the results, it was determined that the searching time of the parallel
algorithm implementations was between 9.38x and 9.88x over the sequential version
for the Aho-Corasick algorithm, and between 9.29x and 9.88x for the Wu-Manber
algorithm. It was also determined that the overall speedup for each algorithm was af-
fected by the network communication time, proportionately to the number of nodes
used. More specifically and for sets of 1, 000 patterns, the overall speedup for both
the Aho-Corasick and the Wu-Manber algorithm implementations increased when
up to 5 cluster nodes were used, leveling at 2.88x and 3.24x respectively, with the
maximum speedups of 2.89x and 3.33x being exhibited for 8 cluster nodes. For sets
of 8, 000 patterns, the maximum measured speedup was 3.87x for the Aho-Corasick
algorithm implementation using 9 nodes, and 6.88x for the Wu-Manber algorithm
implementation making use of all the available nodes of the cluster. Finally, for sets
of 16, 000 patterns, the equivalent speedups were 4.13x for Aho-Corasick using 9
nodes, and 8.06x for Wu-Manber using 10 nodes.
Although the Wu-Manber algorithm implementation exhibited a significant
speedup in all cases, it was outperformed by the Aho-Corasick algorithm implemen-
tation for a pattern size of m = 8, especially in larger pattern sets. For a sequential
execution of the algorithm implementations and for sets of 1, 000, 8, 000 and 16, 000
patterns, Aho-Corasick was 1.29x, 4.11x and 6.69x faster than Wu-Manber, and
therefore it can be considered as a better choice for searching Biological Sequence
Databases.
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